Abstract -We present a low-power design methodology based on the multirate approach for DSP systems. Since the datar rate in the resulting multirate implementation is M-times slower (where M is a positive integer) than the original data rate while maintaining the same throughput rate, we can apply this feature t o either the low-power implementation, or the speed-up of the DSP systems. This design methodology provides VLSI designers a systematic tool t o design low-power DSP systems at the algorithmic/architectural level.
INTRODUCTION
Due to the limited power-supply capability of cuirrent battery technology, the stateof-the-art personal communication services (PCS) devices call for low-power VLSI design at all aspects (algorithmic, architectural, circuit, logic, and device levels) to minimize the total power consumption, while m,ai:ntaining the system performance such as data throughput rate [l] . It is also imperative to develop low-power design techniques using systematic approaches, rather than heuristic solutions, for the fast prototyping of low-power PCS devices in the fast-changing PCS markets. Recently, several systematic approaches for low-power designs have been proposed [2][3] [4] . They basically focus on reducing the occurrence of the switching events in the VLSI circuits. On the other hand, although parallel processing, pipelined design, and the multirate approach, are known as efficient ways to compensate the increased delay under low supply voltage at the architectural/algorithmic level [1] [5] [6], there is still no systematic way to apply those compensation techniques to general DSP problems
In this paper, we present a systematic approach for the low-power design of a general linear time-invariant (LTI) FIR/IIR system based on the multirate approach. In general, the direct implementation of the system transfer function H ( z ) (see Fig. l(a) ) has the constraint that the speed of the processing elements must be as fast as the input data rate. As a result, it cannot compensate the speed penalty under low supply voltage [I] . On the other hand, the multirate system in Fig. l(b) This work was supported in part by the ONR grant N00014-93-10566 and the NSF grant MIP9457397. where fs is the data sampling rate.
requires only low-speed processing elements at one-third of the original clock rate to maintain the same throughput. Therefore, the processing elements can be operated at a lowest possible supply voltage to reduce the power dissipation while the data throughput rate is still maintained. Hence, the multirate implementation provides a direct and efficient way to compensate the speed penalty in the low-power design. In this paper, we present a design methodology for the design of low-power DSP systems. The users can simply follow the design steps to convert a speed-demanding system function into an equivalent multirate transfer function. Note that the data processing rate in the multirate implementation is M-times slower (where M is a positive integer) than the input data rate. Therefore, we can apply this feature to either the low-power implementation of the FIR/IIR system, or to the processing speed-up of the system [ 5 ] [ 6 ] .
The proposed multirate approach exploits the inherent properties of DSP systems and reformulates algorithms in such a way that the speed penalty can be compensated at the architectural level.
We also verify the effectiveness of the proposed multirate low-power design by the implementation of two FIR VLSI chips with different architectures. One is the normal pipelined design and the other is the multirate design with downsampling rate equal to two. We implement both chips using the same CAD synthesis tool and the same VLSI technology. The only difference lies in the architectural design. Therefore, the effectiveness of the algorithm-based low-power design can be observed. The selected FIR system is a Quadrature Mirror Filter (QMF) which is widely used in the applications of image compression and subband coding [7] .
We consider the architectural design issues for the QMF. We employ power-of-two coefficients to reduce the total chip area [8] and find the most suitable wordlength based on the fixed-point simulation results. These two chip designs have been sent to MOSIS for fabrication. After the chips are back, we will measure the real power consumption of both chips to verify our low-power design.
MULTIRATE DESIGN METHODOLOGY
In what follows, we present the design methodology to derive the multirate FIR system of Fig. 1 . Without loss of generality, we assume that M = 3 in our derivation.
The results can be easily extended for an arbitrary M . 
The Design Procedure:
Given an LTI FIR system H ( z ) with order N and decimation factor M , the design procedure is as follows (see Fig. 2 ).
Step(a): Insert M -1 unit delays after the transfer function H ( z ) .
Step(b): Replace the delay element with its equivalent "delay chain perfect recon-
Step(c): Move H ( z ) to the right till reaching the decimation operators.
Step ( Step(e): Replace each decimation circuit in the (circle shown in Step(f): Note that the data inputs at points designated by a axe the same, an so are those at points b and c. After merging the common data paths ii .
E(z) =
which is also known as the pseudocirculant matrix in the context of alias-free QMF filter banks [lo] . The design steps described in Fig. 2 provide a systematic way to design a lowpower FIR system. Since each &(.) in Fig. 2 (f) represents a subfilter of order N / M , the total hardware complexity to realize the multirate FIR system is M N multipliers and ( M N + M z ) adders. Basically, we pay a linear increase of hardware overhead in exchange for the advantage of an M-times slower processing speed.
The methodology can also be applied to multirate IIR system design. We fist find out the polyphase components Ei(x), i = 0 , 1 , . . . , M -1, of the given IIR function H'(z) (see Appendix). After replacing Ei(z) in Fig. 2 with Ei(z), for i = 0, 1, . . . , M -I, we can use the methodology in Fig. 2 
Diagonalization of the Pseudocirculant Matrix
Although the multirate implementation of Fig. 2(f) can be readily applied to lowpower design, the global communication of this structure is not desirable in the VLSI implementation. Therefore, we want to diagonalize the pseudocirculant matrix of Eq. (2) so as to eliminate global communication in the multirate implementation. One way to diagonalize E(z) of Eq. (2) is to use the DFT approach [ll] . For example, the multirate system of Fig. 2 (f) can be diagonalized by using 6-point DFT/IDFT networks as depicted in Fig. 3 . The D F T approach requires complexnumber operations for the filtering operations of those subfilters D,(z)'s. Besides, it still has global communications in the DFT/IDFT networks.
Besides the DFT approach, the diagonalization approaches based on polynomial convolution techniques have been studied in [12] [131]. As an example, for the case the decimation factor equal to two, Eq. (2) can be rewritten as
The resulting diagram i s depicted in Fig. 4 , where the downsampling circuit and the upsampling circuit are used to realize the pre-processing matrix A and the post-processing matrix B, respectively, of Eq. (3). This diagonalization approach involves only real-number operations to process the decimated sequences. However, as A4 increases, the derivation becomes complicated and the resulting architecture is highly irregular (as opposed to the DFT approach) [13] . In the verification part, we will use the multirate FIR structure in Fig. 4 for our low-power FIR chip design.
Power Estimation for the Multirate FIR. .Architecture
Before we proceed to our chip design, we consider the power dissipation of the multirate design. For the normal FIR architecture, it requires N multipliers and N adders. For the low-power multirate FIR architecture depicted in Fig. 4, 3N /2 multipliers and 3N/2 adders are required. Since all operators are running at a 2-times slower clock rate, V;, can be as low as 3.1V [6] . Provided that the capacitance due to the multipliers is dominant in the circuit and is roughly proportional to the number of multipliers and adders, the power consumption of the multirate FIR design can be estimated as where PO denotes the power consumption of the original system. Although the multirate architecture requires about 50% hardware overhead, it consumes only 29% of the power of the original pipelined design. Basically, we trade hardware complexity for low-power consumption.
MULTIRATE LOW-POWER CHIP DESIGN
We now verify the power saving of the multirate low-power FIR design. The selected FIR design is a Quadrature Mirror Filter (QMF) which is widely used in the image compression and subband coding [7] . The design and implementation issues of these two FIR chips are discussed below.
Selection of QMF Coefficients and S y s t e m Wordlength
The implementation of the QMF filter requires a large number of multipliers. In order to save the chip area, we choose the QMF design with power-of-two coefficients [8] for our chip implementation. For the purpose of further lowering the hardware complexity, we modify the QMF design in [8] by truncating some boundary tap coefficients and by dropping some relatively small components in each coefficient. Shown below are the QMF coefficients used in our FIR chip design:
h(9) = h(12) = r 4 + 2 -5 , h(4) = q i 7 ) = -2-6-2-7,
(5) To verify the performance of this modified QMF, we carried out simulations by passing the LENA image through the subband coding structure (see [8, Fig.51 ). Table 1 Fixed-point Filter (Type 32D) in [7] Filter in [8] Modified Filter of Eq. (5) - lists the SNR results. Compared with the original design in [8] , our modified design suffers only a little degradation in SNR but has imuch less hardware complexity.
Next we want to determine the system wordlength used in our chip design. Since the wordlength would directly affect the resulting chip area as well as the total number of switching events in the logic circuits, it is important to determine the minimum wordlength without degrading the SNR performance. We conducted computer simulations by feeding the LENA image into the subband coding structure under fixed-point arithmetic. The results are shown in Fig. 5 . We see that the SNR curve saturates around B = 12. Thus, we use the wordlength of 12 bits in our design.
Chip Design
Having decided the system specifications of our design, we use PARTHENON [14] to synthesize both the normal and the multirate FIR filters. The resulting chip layouts are shown in Fig. 6 . There are four modules in the multirate design. The upper right module realizes the upsampling and downsampling circuits of Fig. 4 . The signal data rate is reduced to f,/2 after this module. The other three modules realize the three N/P-tap FIR filters, Eo(z), E l ( z ) , and Eo(z) + Ei(z), of Fig. 4 , and the operating frequency of these filters is only f,/2. Their output signals are sent back to the up/downsampling module to reconstruct the filtering output y(n) running at f g . The chip area of the multirate design is about 50% more than that of the normal design as we expected. Therefore, our estimation of the effective capacitance in Eq. (4) is very accurate.
In order to see the effect of supply voltage on ithe speed of the FIR design, we conducted SPICE simulation for the critical path of the FIR structure. The simulation result depicted in Fig. 7 shows that the piropagation delay is approximately doubled as the supply voltage reduces form 5V to 3V. This is consistent with the results presented in [l] . Since the delay in the critical path generally determines the maximum clock rate of the chip, we can predict that the performance of the filtering operations will be degraded by 50% under the 3V supply voltage. Nevertheless, the data throughput rate of the multirate FIR will not be affected by such a speed penalty since the slowed-down devices are in the fs/2 region (see Fig. 4) . The 1/0 data rate will remain at fs which is the same as the normal FIR design operated at 5V system.
The results shown in Fig. 6 and 7 have confirmed the parameter values of Eq. (4) that are used to estimate the power consumption of the multirate FIR chip under 3.1V operation. Currently, these two chip designs are being fabricated by MOSIS using 2p double metal CMOS technology. Once the chips are back, we will measure and report the real power consumption of each chip to verify the proposed algorithmbased low-power design.
CONCLUSIONS
In this paper, we have presented an algorithm-based low-power design methodology using the multirate approach for FIR/IIR filtering. To verify the effectiveness of the multirate architecture in the application of low-power design, we have also implemented two designs onto VLSI chips so as to compare the real power savings. From the CMOS power model, it can be shown that the multirate low-power FIR design can save up to 71% power compared with the normal 'FIR design. The predicted results will be verified once the chips are back. Anothier attractive application of the multirate design is in very high-speed filtering. If we do not lower down the supply voltage to save chip power, the maximum speed of the multirate design can (2) is ( P + (A4 -1)Q). Hence, we need a total multiplication complexity of ( P + (2M -l)Q) for implementing all Ei(zM)'s.
